Skip to content

M
mock-turtle
Commit 4a0e7301 authored by Dimitris Lampridis's avatar Dimitris Lampridis
Browse files
Options

hdl: fix building of svec_mt_demo_wr

parent 80e0f4c8
Hide whitespace changes
Inline Side-by-side
Showing with 5 additions and 1315 deletions
hdl/syn/svec_mt_demo_wr/.gitignore 0 → 100644
View file @ 4a0e7301
*
!.gitignore
!Manifest.py
!svec_mt_demo_wr.ucf
hdl/syn/svec_mt_demo_wr/svec_mt_demo_wr.xise deleted 100644 → 0
View file @ 80e0f4c8
This source diff could not be displayed because it is too large. You can view the blob instead.
hdl/top/svec_mt_demo_wr/svec_mt_demo_wr.vhd
View file @ 4a0e7301
......@@ -510,7 +510,7 @@ begin -- architecture arch
generic map (
g_simulation => f_to_integer(g_simulation),
g_with_external_clock_input => false,
g_dpram_initf => "wrc.bram",
g_dpram_initf => "../../ip_cores/wr-cores/bin/wrpc/wrc_phy8.bram",
g_fabric_iface => PLAIN)
port map (
clk_20m_vcxo_i => clk_20m_vcxo_i,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment