Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
etherbone-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
etherbone-core
Commits
79a60811
Commit
79a60811
authored
Mar 19, 2018
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Eradicate INT from wishbone records and peripheral ports.
parent
84894459
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
2 additions
and
5 deletions
+2
-5
eb_cfg_fifo.vhd
hdl/eb_slave_core/eb_cfg_fifo.vhd
+1
-2
eb_eth_tx.vhd
hdl/eb_slave_core/eb_eth_tx.vhd
+0
-1
eb_slave_top.vhd
hdl/eb_slave_core/eb_slave_top.vhd
+1
-2
No files found.
hdl/eb_slave_core/eb_cfg_fifo.vhd
View file @
79a60811
...
@@ -6,7 +6,7 @@
...
@@ -6,7 +6,7 @@
-- Author : Wesley W. Terpstra
-- Author : Wesley W. Terpstra
-- Company : GSI
-- Company : GSI
-- Created : 2013-04-08
-- Created : 2013-04-08
-- Last update: 201
3-04
-08
-- Last update: 201
8-03
-08
-- Platform : FPGA-generic
-- Platform : FPGA-generic
-- Standard : VHDL'93
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
...
@@ -84,7 +84,6 @@ architecture rtl of eb_cfg_fifo is
...
@@ -84,7 +84,6 @@ architecture rtl of eb_cfg_fifo is
begin
begin
cfg_o
.
int
<=
'0'
;
cfg_o
.
err
<=
'0'
;
cfg_o
.
err
<=
'0'
;
cfg_o
.
rty
<=
'0'
;
cfg_o
.
rty
<=
'0'
;
cfg_o
.
stall
<=
'0'
;
cfg_o
.
stall
<=
'0'
;
...
...
hdl/eb_slave_core/eb_eth_tx.vhd
View file @
79a60811
...
@@ -135,7 +135,6 @@ begin
...
@@ -135,7 +135,6 @@ begin
r_dat_o
(
15
downto
0
)
=>
s_tx_dat
);
r_dat_o
(
15
downto
0
)
=>
s_tx_dat
);
slave_o
.
ack
<=
r_ack
;
slave_o
.
ack
<=
r_ack
;
slave_o
.
int
<=
'0'
;
slave_o
.
rty
<=
'0'
;
slave_o
.
rty
<=
'0'
;
slave_o
.
err
<=
'0'
;
slave_o
.
err
<=
'0'
;
slave_o
.
stall
<=
s_stall
;
slave_o
.
stall
<=
s_stall
;
...
...
hdl/eb_slave_core/eb_slave_top.vhd
View file @
79a60811
...
@@ -6,7 +6,7 @@
...
@@ -6,7 +6,7 @@
-- Author : Wesley W. Terpstra
-- Author : Wesley W. Terpstra
-- Company : GSI
-- Company : GSI
-- Created : 2013-04-08
-- Created : 2013-04-08
-- Last update: 201
3-04
-08
-- Last update: 201
8-03
-08
-- Platform : FPGA-generic
-- Platform : FPGA-generic
-- Standard : VHDL'93
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
...
@@ -92,7 +92,6 @@ begin
...
@@ -92,7 +92,6 @@ begin
EB_RX_o
.
ack
<=
EB_RX_i
.
cyc
and
EB_RX_i
.
stb
and
not
rx_stall
;
EB_RX_o
.
ack
<=
EB_RX_i
.
cyc
and
EB_RX_i
.
stb
and
not
rx_stall
;
EB_RX_o
.
err
<=
'0'
;
EB_RX_o
.
err
<=
'0'
;
EB_RX_o
.
rty
<=
'0'
;
EB_RX_o
.
rty
<=
'0'
;
EB_RX_o
.
int
<=
'0'
;
EB_RX_o
.
stall
<=
rx_stall
;
EB_RX_o
.
stall
<=
rx_stall
;
EB_RX_o
.
dat
<=
(
others
=>
'0'
);
EB_RX_o
.
dat
<=
(
others
=>
'0'
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment