Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
D
ddr3-sp6-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
ddr3-sp6-core
Repository
e442e51a8e31c8f22b38172f36de45e61c26a968
Switch branch/tag
ddr3-sp6-core
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Modify bank port type selection default value in the component declaration.
· e442e51a
mcattin
authored
Aug 09, 2012
git-svn-id:
http://svn.ohwr.org/ddr3-sp6-core/trunk@108
739e5516-d4a2-47df-ba96-5610c1fa693f
e442e51a
Name
Last commit
Last update
doc
Loading commit data...
hdl
Loading commit data...