Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
D
ddr3-sp6-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
ddr3-sp6-core
Repository
4dddc439b8c0e581c609696de27a162b062e04cf
Switch branch/tag
ddr3-sp6-core
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Fix bug in wishbone interface. Byte address wasn't properly shifted depending on the data width.
· 4dddc439
mcattin
authored
Aug 12, 2011
git-svn-id:
http://svn.ohwr.org/ddr3-sp6-core/trunk@82
739e5516-d4a2-47df-ba96-5610c1fa693f
4dddc439
Name
Last commit
Last update
doc
Loading commit data...
hdl
Loading commit data...