Skip to content

Explore projects

  • Projects / Software for White Rabbit PTP Core

    GNU General Public License v2.0 or later

    White Rabbit PTP Core software for LatticeMico32. It consists of a software wrapper for running a PTP daemon without an operating system and device drivers for WRPC HDL internals.

    Updated
    Updated
  • A VME card that is used to recover RF, bunch and revolution clocks over a white rabbit network.

    More info at the Wiki page

    Updated
    Updated
  • Projects / White Rabbit Switch - Software

    GNU General Public License v2.0 or later

    Development of software for the White Rabbit switch, and in particular the embedded Linux system running in the ARM9 processor. More info at the Wiki page

    Updated
    Updated
  • Programmable attenuator of RF signals with very high voltage range (50mV – 1000 V) for protecting digitizers against damage by high voltage signals. Four channels with SMA connectors; Three attenuation values: 0, -20, -40 dB; Bandwidth: DC – 2 GHz.

    Updated
    Updated
  • This project guides new users to start in the White Rabbit “World” with simple experiments. The starting kit uses two SPEC + FMC-DIO cards. Each node allows basic operations such as input timestamping or programmable output pulse generation. Additionally, specific software and gateware layers allow to use it as a standard network interface card implementing the White Rabbit technology functionalities.

    Updated
    Updated
  • A Time to Digital Converter core for Spartan 6 FPGAs.

    Updated
    Updated
  • Software support for the SVEC board, including kernel and user-space Linux code.

    Updated
    Updated
  • Detailed documentation on how to get ready to work with the Simple PCI Express Carrier, including hardware deployment instructions, full required toolchain setup and and a collection of step-by-step demonstrative tutorials.

    Updated
    Updated
  • SDB (Self-describing Bus) allows to enumerate the cores that are live in the current FPGA binary, either from the host computer or from the internal soft-core CPU in the FPGA itself. The project provides the software support and the specification. More info at the Wiki page

    Updated
    Updated
  • Multi-channel Time Interval Counter and fine delay generator. Housed in a 19" module. Research project. More info at the Wiki page

    Updated
    Updated
  • A software suite written in Python to help with production tests of PCBs. AKA PTS.

    Updated
    Updated
  • Libre-FDATool is a Python package aimed at helping in the analysis and design of HDL filters from high-level specifications. This Free/Libre Open Source software supports both VHDL and Verilog code generation and relies on a collection of Free scientific and EDA tools for providing advanced features -- simulation, graphics, debugging, etc.

    In order to overcome the problems often related with deploying open design toolchains from the ground up across different host environments, Libre-FDATool and the associated third-party tools are alternatively distributed in a customized GNU/Linux virtual machine image. This virtualized solution is ready to use right out of the box and can be easily deployed by only using free software in any mainstream Operating System (GNU/Linux, Windows, OS-X, Solaris).

    Updated
    Updated
  • The GSI Timing Starter Kit is a functional snapshot of the eventual FAIR timing system, which is under active development. It demonstrates real-time coordination of two front-end equipment controllers. The product consists of a data master (Linux PC) which coordinates events, a timing master which synchronizes clocks (White Rabbit switch), and two front-end equipment controllers (either SPECv4 or SCUv2).

    Updated
    Updated
  • This project defines data structures, to be embedded in the FPGA memory address space, to enumerate the devices that have been synthetized in the current design. The same structure is also used as a simple flash file system. AKA Self-Describing Bus (SDB) Specification for Logic Cores. The layout is simple enough to be parsed both by the host and by the internal soft-core, if any.

    The documentation is public, and related code is GNU GPL licensed.

    Updated
    Updated
  • Production and functional tests for FMC TDC 1ns 5cha.

    Updated
    Updated
  • Projects / FMC Bus

    GNU General Public License v2.0 or later

    The FMC bus abstraction implements a Linux kernel bus named fmc. This allows to deal with FMC mezzanines in a carrier-independent way

    Updated
    Updated
  • Software to support the FMC ADC 400k 18b 4cha iso mezzanine, including Linux device driver, library and test program.

    Updated
    Updated
  • Production and functional tests for FMC ADC 100M 14b 4cha.

    Updated
    Updated
  • DDR3 controller with two pipelined Wishbone slave ports. It is based on the Spartan6 hardware core and a management core generated by Xilinx CoreGen.

    Updated
    Updated
  • Projects / DCES-DTRHF-SER1CH-v1

    GNU General Public License v3.0 only

    Data centre environmental sensor - Dust, Temperature, Relative Humidity, Fan - Serial 1 channel - version 1. An environmental sensor for Data Centers that continuously measures airborne particle density in high airflow as well as temperature and relative humidity. It can control its fan speed if needed (PWM controlled fans) and monitors FAN rotational speed (tachometer equipped fans) for precise airflow control and monitoring. It is close to maintenance free and can be integrated in compact enclosures (for example tape drive tray or even an ATX PSU case...). More info at the Wiki page

    Updated
    Updated