Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
f610bc0e
Commit
f610bc0e
authored
Nov 11, 2017
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Syntax fixes
parent
f8778abb
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
7 additions
and
7 deletions
+7
-7
sc_trig_link.vhd
components/solid/firmware/hdl/sc_trig_link.vhd
+5
-5
sc_trig_mgt_wrapper.vhd
components/solid/firmware/hdl/sc_trig_mgt_wrapper.vhd
+2
-2
No files found.
components/solid/firmware/hdl/sc_trig_link.vhd
View file @
f610bc0e
...
...
@@ -36,7 +36,7 @@ architecture rtl of sc_trig_link is
signal
ctrl
:
ipb_reg_v
(
0
downto
0
);
signal
stat
:
ipb_reg_v
(
1
downto
0
);
signal
ctrl_en_us
,
ctrl_en_ds
,
ctrl_
tx_rst
,
ctrl_rx_rst
:
std_logic
;
signal
ctrl_en_us
,
ctrl_en_ds
,
ctrl_
rst_tx
,
ctrl_rst_rx
:
std_logic
;
signal
ctrl_loopback_us
,
ctrl_loopback_ds
:
std_logic_vector
(
2
downto
0
);
signal
rdy_us_tx
,
rdy_us_rx
,
rdy_ds_tx
,
rdy_ds_rx
:
std_logic
;
signal
stat_us_tx
,
stat_ds_tx
:
std_logic_vector
(
1
downto
0
);
...
...
@@ -79,8 +79,8 @@ begin
port
map
(
sysclk
=>
clk
,
en
=>
ctrl_en_us
,
tx_rst
=>
ctrl_
tx_rst
,
rx_rst
=>
ctrl_r
x_rst
,
tx_rst
=>
ctrl_
rst_tx
,
rx_rst
=>
ctrl_r
st_rx
,
tx_rdy
=>
rdy_us_tx
,
rx_rdy
=>
rdy_us_rx
,
tx_stat
=>
stat_us_tx
,
...
...
@@ -99,8 +99,8 @@ begin
port
map
(
sysclk
=>
clk
,
en
=>
ctrl_en_ds
,
tx_rst
=>
ctrl_
tx_rst
,
rx_rst
=>
ctrl_r
x_rst
,
tx_rst
=>
ctrl_
rst_tx
,
rx_rst
=>
ctrl_r
st_rx
,
tx_rdy
=>
rdy_ds_tx
,
rx_rdy
=>
rdy_ds_rx
,
tx_stat
=>
stat_ds_tx
,
...
...
components/solid/firmware/hdl/sc_trig_mgt_wrapper.vhd
View file @
f610bc0e
...
...
@@ -24,7 +24,7 @@ entity sc_trig_mgt_wrapper is
txd
:
in
std_logic_vector
(
15
downto
0
);
txk
:
in
std_logic_vector
(
1
downto
0
);
rxd
:
out
std_logic_vector
(
15
downto
0
);
rxk
:
out
std_logic_vector
(
1
downto
0
)
;
rxk
:
out
std_logic_vector
(
1
downto
0
)
);
end
sc_trig_mgt_wrapper
;
...
...
@@ -205,7 +205,7 @@ begin
gt0_txbufstatus_out
=>
tx_stat
,
gt0_gtptxn_out
=>
open
,
-- Auto-connected by tools
gt0_gtptxp_out
=>
open
,
gt0_txoutclk_out
=>
clk125
,
gt0_txoutclk_out
=>
open
,
-- Use the txoutclk from the ethernet core
gt0_txoutclkfabric_out
=>
open
,
gt0_txoutclkpcs_out
=>
open
,
gt0_txresetdone_out
=>
open
,
-- Use FSM signals for monitoring
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment