Skip to content

E
euro-adc-65m-14b-40cha-gw
Commit 8f29794b authored by Dave Newbold's avatar Dave Newbold
Browse files
Options

adding fake to ports of sc_daq

parent 55ae9297
Hide whitespace changes
Inline Side-by-side
Showing with 8 additions and 0 deletions
components/solid/firmware/hdl/sc_daq.vhd
View file @ 8f29794b
......@@ -17,6 +17,8 @@ entity sc_daq is
ipb_rst: in std_logic;
ipb_in_timing: in ipb_wbus;
ipb_out_timing: out ipb_rbus;
ipb_in_fake: in ipb_wbus;
ipb_out_fake: out ipb_rbus;
ipb_in_chan: in ipb_wbus;
ipb_out_chan: out ipb_rbus;
ipb_in_trig: in ipb_wbus;
......
projects/64ch/firmware/hdl/payload.vhd
View file @ 8f29794b
......@@ -140,6 +140,8 @@ begin
ipb_rst => ipb_rst,
ipb_in_timing => ipbw(N_SLV_TIMING),
ipb_out_timing => ipbr(N_SLV_TIMING),
ipb_in_fake => ipbw(N_SLV_FAKE),
ipb_out_fake => ipbr(N_SLV_FAKE),
ipb_in_chan => ipbw(N_SLV_CHAN),
ipb_out_chan => ipbr(N_SLV_CHAN),
ipb_in_trig => ipbw(N_SLV_TRIG),
......
projects/8ch/firmware/hdl/payload.vhd
View file @ 8f29794b
......@@ -165,6 +165,8 @@ begin
ipb_rst => ipb_rst,
ipb_in_timing => ipbw(N_SLV_TIMING),
ipb_out_timing => ipbr(N_SLV_TIMING),
ipb_in_fake => ipbw(N_SLV_FAKE),
ipb_out_fake => ipbr(N_SLV_FAKE),
ipb_in_chan => ipbw(N_SLV_CHAN),
ipb_out_chan => ipbr(N_SLV_CHAN),
ipb_in_trig => ipbw(N_SLV_TRIG),
......
projects/8ch/firmware/sim_hdl/payload_sim.vhd
View file @ 8f29794b
......@@ -104,6 +104,8 @@ begin
ipb_rst => ipb_rst,
ipb_in_timing => ipbw(N_SLV_TIMING),
ipb_out_timing => ipbr(N_SLV_TIMING),
ipb_in_fake => ipbw(N_SLV_FAKE),
ipb_out_fake => ipbr(N_SLV_FAKE),
ipb_in_chan => ipbw(N_SLV_CHAN),
ipb_out_chan => ipbr(N_SLV_CHAN),
ipb_in_trig => ipbw(N_SLV_TRIG),
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment