Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
79feddaf
Commit
79feddaf
authored
Aug 31, 2017
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Tidying code
parent
e6eebab2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
si5344.py
components/solid/software/si5344.py
+4
-4
No files found.
components/solid/software/si5344.py
View file @
79feddaf
...
...
@@ -55,8 +55,8 @@ class si5344:
def
writeConfiguration
(
self
,
regSettingList
):
for
item
in
regSettingList
:
self
.
writeRegister
(
int
(
item
[
0
]
),
[
int
(
item
[
1
]
)])
self
.
writeRegister
(
int
(
item
[
0
]
,
16
),
[
int
(
item
[
1
],
16
)])
for
item
in
regSettingList
:
d
=
self
.
readRegister
(
int
(
item
[
0
]))
if
int
(
item
[
1
])
!=
int
(
d
):
print
"Config error"
,
hex
(
item
[
0
]),
hex
(
item
[
1
])
,
hex
(
d
)
d
=
self
.
readRegister
(
int
(
item
[
0
]
,
16
))
if
int
(
item
[
1
]
,
16
)
!=
int
(
d
):
print
"Config error"
,
item
[
0
],
item
[
1
]
,
hex
(
d
)
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment