Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
64a4ae52
Commit
64a4ae52
authored
Aug 31, 2017
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Tidying code
parent
81839aab
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
2 deletions
+0
-2
setup.py
projects/64ch/software/setup.py
+0
-2
No files found.
projects/64ch/software/setup.py
View file @
64a4ae52
...
@@ -16,8 +16,6 @@ hw.getNode("csr.ctrl.io_sel").write(9) # Talk via CPLD to Si5345
...
@@ -16,8 +16,6 @@ hw.getNode("csr.ctrl.io_sel").write(9) # Talk via CPLD to Si5345
clock_I2C
=
I2CCore
(
hw
,
10
,
5
,
"io.i2c"
,
None
)
clock_I2C
=
I2CCore
(
hw
,
10
,
5
,
"io.i2c"
,
None
)
zeClock
=
si5344
(
clock_I2C
)
zeClock
=
si5344
(
clock_I2C
)
res
=
zeClock
.
getDeviceVersion
()
res
=
zeClock
.
getDeviceVersion
()
zeClock
.
setPage
(
0
,
True
)
zeClock
.
getPage
()
regCfgList
=
zeClock
.
parse_clk
(
"Si5345-internal.txt"
)
regCfgList
=
zeClock
.
parse_clk
(
"Si5345-internal.txt"
)
zeClock
.
writeConfiguration
(
regCfgList
)
zeClock
.
writeConfiguration
(
regCfgList
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment