Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
05d5f37a
Commit
05d5f37a
authored
Apr 27, 2018
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Changing ZS encoding
parent
2dc4f993
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
sc_chan_buf.vhd
components/solid/firmware/hdl/sc_chan_buf.vhd
+1
-1
No files found.
components/solid/firmware/hdl/sc_chan_buf.vhd
View file @
05d5f37a
...
@@ -161,7 +161,7 @@ begin
...
@@ -161,7 +161,7 @@ begin
end
if
;
end
if
;
wez
<=
((
not
(
z0
and
z1
))
or
zb
)
and
zs_en_dd
and
not
mode
and
not
buf_full_i
;
wez
<=
((
not
(
z0
and
z1
))
or
zb
)
and
zs_en_dd
and
not
mode
and
not
buf_full_i
;
if
z1
=
'1'
and
zctr
/=
0
then
if
z1
=
'1'
and
zctr
/=
0
then
d_zs
<=
zb
&
'1'
&
(
13
-
BLK_RADIX
downto
0
=>
'0'
)
&
std_logic_vector
(
zctr
);
d_zs
<=
'0'
&
'1'
&
(
13
-
BLK_RADIX
downto
0
=>
'0'
)
&
std_logic_vector
(
zctr
);
else
else
d_zs
<=
q_nzs
;
d_zs
<=
q_nzs
;
end
if
;
end
if
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment