Commit d89f4194 authored by Tristan Gingold's avatar Tristan Gingold

risc-v/ram.ld.S: align data segment size

to avoid errors while converting bin to vhd
parent 6dff78a3
Pipeline #4836 passed with stage
in 3 minutes and 45 seconds