... | @@ -18,6 +18,8 @@ reached thermal equilibrium in its installation. The card has an oven controlled |
... | @@ -18,6 +18,8 @@ reached thermal equilibrium in its installation. The card has an oven controlled |
|
takes approximately 5 minutes to reach operating conditions. It's recommended to start calibration
|
|
takes approximately 5 minutes to reach operating conditions. It's recommended to start calibration
|
|
after 15 minutes.
|
|
after 15 minutes.
|
|
|
|
|
|
|
|
Note: calibration may result in slightly different values from board to board (although not expected), or from a different system (like ertm). So the reset might be visible on the RF clock output at slightly different time. This is not a real problem as it corresponds at the end to a difference of cable length.
|
|
|
|
|
|
# Configuring timing delays for the DDS
|
|
# Configuring timing delays for the DDS
|
|
|
|
|
|
The picture below depicts the connections between the DDS and FPGA that are important to
|
|
The picture below depicts the connections between the DDS and FPGA that are important to
|
... | | ... | |