... | @@ -45,13 +45,13 @@ Testing of high level protocols and components |
... | @@ -45,13 +45,13 @@ Testing of high level protocols and components |
|
- Loading files from TFTP
|
|
- Loading files from TFTP
|
|
- CPU-FPGA bus
|
|
- CPU-FPGA bus
|
|
- USB bus
|
|
- USB bus
|
|
- NAND Memory
|
|
- NAND Memory Test
|
|
Test
|
|
|
|
|
|
|
|
# [Benchmark and Compliance Tests](https://www.ohwr.org/project/wr-switch-testing/wikis/networking_test)
|
|
# Benchmark and Compliance Tests
|
|
|
|
|
|
It is the framework for testing the features of WR Switches and the
|
|
It is the framework for testing the features of WR Switches and the
|
|
compliance of PTP/"WRPTP"and IEEE 1588.
|
|
compliance of PTP/"WRPTP"and IEEE 1588. [Benchmark
|
|
|
|
methodology](https://www.ohwr.org/project/wr-switch-testing/uploads/79efcccc15b0f99414764b9ab431ec42/test_methodology_doc.pdf)
|
|
|
|
|
|
So far the following tests have been carried out:
|
|
So far the following tests have been carried out:
|
|
|
|
|
... | | ... | |