... | @@ -23,7 +23,10 @@ procedures: |
... | @@ -23,7 +23,10 @@ procedures: |
|
- Testing of the main components of the Switch (FPGA, CPU, memories
|
|
- Testing of the main components of the Switch (FPGA, CPU, memories
|
|
etc...)
|
|
etc...)
|
|
|
|
|
|
### Visual & Electrical Inspection
|
|
### [Visual & Electrical Inspection](https://www.ohwr.org/project/wr-switch-testing/uploads/1ea9fe0998c8e0c241b0499fbdba0a53/wrs-inspection.pdf)
|
|
|
|
|
|
|
|
[Checklist
|
|
|
|
template](https://www.ohwr.org/project/wr-switch-testing/uploads/d4cc3d7e93d479af2c0e8844318c7cb6/ATR_SPEC_V4-example.xls)
|
|
|
|
|
|
### Low Level Funcional Test (LLF)
|
|
### Low Level Funcional Test (LLF)
|
|
|
|
|
... | | ... | |