Skip to content

Home · Changes

Page history
Update Home authored by Maciej Lipinski's avatar Maciej Lipinski
Show whitespace changes
Inline Side-by-side
Home.md
View page @ 836c681c
......@@ -62,13 +62,23 @@ Design files: [EDA-04571-v1](https://edms.cern.ch/project/EDA-04571) ([issues](h
</td>
</tr>
<tr>
<td>Software</td>
<td>Linux Software</td>
<td>
[wrs-v4-dev](https://ohwr.org/project/wr-switch-sw/-/tree/wrs-v4-dev?ref_type=heads) (ongoing development)
</td>
<td>
</td>
</tr>
<tr>
<td>RiscV Software</td>
<td>
[wrs-v4-dev](https://ohwr.org/project/wrpc-sw/-/tree/wrs-v4-dev?ref_type=heads) (ongoing developments)
</td>
<td>
</td>
</tr>
<tr>
......@@ -194,7 +204,7 @@ Competed<br>Completed
</td>
<td>
GTHE4 supported (tbd: LPDC)
GTHE4 supported (including: LPDC)
10Gb - not yet
</td>
......@@ -223,7 +233,7 @@ end Dec
</td>
<td>Board Support Package (SW) - WP10</td>
<td>Prototype SW</td>
<td>ongoing</td>
<td>Completed</td>
</tr>
<tr>
<td>tbd</td>
......@@ -249,16 +259,18 @@ end Dec
1. Completed
2. completed
3. Well under way
3. Completed
</td>
</tr>
<tr>
<td>
2024:<br>end Dec
2025
end March
</td>
<td>Pre-release v1 of prototype gateware/software/firmware with 1Gb for timing and data - WP14</td>
<td>Pre-release SW/GW/FW</td>
<td>Second WRSv4 hardware prototype v2 delivered to CERN - WP15</td>
<td>Prototype HW</td>
<td>
</td>
......@@ -268,10 +280,15 @@ end Dec
2025
end March
end Nov
</td>
<td>Second WRSv4 hardware prototype v1 delivered to CERN - WP15</td>
<td>Prototype HW</td>
<td>
Pre-release of gateware/software/firmware
(WRSv3 functionalities + holdover exp board)
</td>
<td>Release SW/GW/FW</td>
<td>
</td>
......@@ -281,9 +298,14 @@ end March
2025
end May
end Dec
</td>
<td>
Release v1.0 of gateware/software/firmware
(WRSv3 functionalities + holdover exp board)
</td>
<td>Release v2.0 of gateware/software/firmware (WRSv3 functionalities + holdover)</td>
<td>Release SW/GW/FW</td>
<td>
......@@ -292,9 +314,9 @@ end May
<tr>
<td>
2025:<br>end Dec
2026:<br>end March
</td>
<td>Add support of 10Gb to the WRS for timing (not data)- WP15</td>
<td>Support of 10Gb to the WRS for timing (not data), prototype</td>
<td>Prototype SW/GW</td>
<td>
......@@ -303,9 +325,9 @@ end May
<tr>
<td>
2025:<br>end Dec
2026:<br>end Dec
</td>
<td>Release v3.0 of gateware/software/firmware (tbd if with 10G support)</td>
<td>Release v2.0 of gateware/software/firmware with 10 Gb for timing</td>
<td>Release SW/GW/FW</td>
<td>
......@@ -314,9 +336,9 @@ end May
<tr>
<td>
2026:<br>end Dec
2027:<br>end March
</td>
<td>Add support of 10Gb to the WRS for data (and timing)- WP17</td>
<td>Support of 10Gb to the WRS for data (and timing), prototype</td>
<td>Prototype SW/GW</td>
<td>
......@@ -325,9 +347,9 @@ end May
<tr>
<td>
2027:<br>end June
2027:<br>end Dec
</td>
<td>Release v3 of gateware/software/firmware with 10 Gb for timing and data- WP18</td>
<td>Release v3.0 of gateware/software/firmware with 10 Gb for timing and data- WP18</td>
<td>Release SW/GW/FW</td>
<td>
......@@ -349,12 +371,12 @@ end May
| 5.1 | [Clocking FMC design](https://ohwr.org/project/wr-switch-hw-v4/wikis/Clocking-FMC) (schematics, layout, production) | Seven Solutions | Competed |
| 6 | PCB layout design (DEM) | CERN | Competed |
| 7 | Enclosure design | Seven Solutions | Competed |
| 8 | Proper WR support for GTH | CERN | Partially, missing LPDC |
| 8 | Proper WR support for GTH | CERN | Completed |
| 9 | Production Test Suite (PTS) | **?** | |
| 10 | Board Support Package (SW) | CERN/GMV | |
| 11 | Porting of gateware + clocking | CERN | |
| 12 | OS/bootloader support and port of SW <br>with minimal integration of peripherals | CERN | |
| 13 | Integration of new peripherals | CERN/GMV | |
| 10 | Board Support Package (SW) | CERN/GMV | Completed |
| 11 | Porting of gateware + clocking | CERN | Completed |
| 12 | OS/bootloader support and port of SW <br>with minimal integration of peripherals | CERN | Completed |
| 13 | Integration of new peripherals | CERN/GMV | Completed |
| 14 | Preparation of first release v1 | CERN | |
| 15 | Add support of 10Gb to the WRS (timing, not data | CERN | |
| 16 | Development of formal verification of switch RTL | **?** | |
......