|
|
The main purpose of the Clocking FMC is to test/prototype the clocking circuit proposed in the [WRS-4 main board (Hardware_Architecture)](/project/wr-switch-hw-v4/wikis/uploads/c4fa8bc97eeeb551c736146eae7b8e25/WRS-4_main_board_Hardware_Architecture_-v1.7-2020-06-09.pdf), section 3.4 (page 25-28). Additionally, the FMC has an SFP cage and it can be used to enable WR on a host board, such as e.g. AFCZ, or ZCU102/ZCU106 eval board.
|
|
|
The main purpose of the Clocking FMC is to test/prototype the clocking circuit proposed in the [WRS-4 main board (Hardware_Architecture)](https://ohwr.org/project/wr-switch-hw-v4/wikis/uploads/c4fa8bc97eeeb551c736146eae7b8e25/WRS-4_main_board_Hardware_Architecture_-v1.7-2020-06-09.pdf), section 3.4 (page 25-28). Additionally, the FMC has an SFP cage and it can be used to enable WR on a host board, such as e.g. AFCZ, or ZCU102/ZCU106 eval board.
|
|
|
|
|
|
|
|
|
## Reviews
|
... | ... | @@ -20,7 +20,7 @@ NOTEs: |
|
|
|
|
|
## Description of the clocking circuit
|
|
|
|
|
|
*Extract from [WRS-4 main board (Hardware_Architecture)](/project/wr-switch-hw-v4/wikis/uploads/c4fa8bc97eeeb551c736146eae7b8e25/WRS-4_main_board_Hardware_Architecture_-v1.7-2020-06-09.pdf) - this FMC is to prototype the described clocking circuit, the description/figure is not of the FMC directly.*
|
|
|
*Extract from [WRS-4 main board (Hardware_Architecture)](https://ohwr.org/project/wr-switch-hw-v4/wikis/uploads/c4fa8bc97eeeb551c736146eae7b8e25/WRS-4_main_board_Hardware_Architecture_-v1.7-2020-06-09.pdf) - this FMC is to prototype the described clocking circuit, the description/figure is not of the FMC directly.*
|
|
|
|
|
|
![Clocknig-FMC](uploads/390fb3b388a9eb267784c456c471ca64/Clocknig-FMC.png)
|
|
|
|
... | ... | |