... | @@ -43,69 +43,76 @@ Fig. 2: Internal layout of Real-Time Subsystem component |
... | @@ -43,69 +43,76 @@ Fig. 2: Internal layout of Real-Time Subsystem component |
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="odd">
|
|
|
|
<td></td>
|
|
|
|
<td></td>
|
|
|
|
<td></td>
|
|
|
|
<td></td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
<td>PWM for adjusting fans' speed</td>
|
|
<td>PWM for adjusting fans' speed</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="odd">
|
|
<td>[Fix for RTU aging bug](https://www.ohwr.org/project/wr-switch-hdl/issues/32)</td>
|
|
<td>[Fix for RTU aging bug](https://www.ohwr.org/project/wr-switch-hdl/issues/32)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="even">
|
|
<td>[Fix for wrong offset bug](https://www.ohwr.org/project/wr-switch-hdl/issues/26)</td>
|
|
<td>[Fix for wrong offset bug](https://www.ohwr.org/project/wr-switch-hdl/issues/26)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="odd">
|
|
<td>[Hw Info Unit](https://www.ohwr.org/project/wr-switch-hdl/issues/30)</td>
|
|
<td>[Hw Info Unit](https://www.ohwr.org/project/wr-switch-hdl/issues/30)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="even">
|
|
<td>[Unrecognized frame broadcast to CPU](https://www.ohwr.org/project/wr-switch-hdl/issues/37)</td>
|
|
<td>[Unrecognized frame broadcast to CPU](https://www.ohwr.org/project/wr-switch-hdl/issues/37)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="odd">
|
|
<td>[Per-Port statistics (PSTATS)](https://www.ohwr.org/project/wr-switch-hdl/issues/34)</td>
|
|
<td>[Per-Port statistics (PSTATS)](https://www.ohwr.org/project/wr-switch-hdl/issues/34)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="even">
|
|
<td>[Endpoint events for PSTATS](https://www.ohwr.org/project/wr-switch-hdl/issues/33)</td>
|
|
<td>[Endpoint events for PSTATS](https://www.ohwr.org/project/wr-switch-hdl/issues/33)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="odd">
|
|
<td>[VLAN support](https://www.ohwr.org/project/wr-switch-hdl/issues/27)</td>
|
|
<td>[VLAN support](https://www.ohwr.org/project/wr-switch-hdl/issues/27)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
<td></td>
|
|
<td></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="even">
|
|
<td>[Topology Resolution Unit (TRU)](https://www.ohwr.org/project/wr-switch-hdl/issues/36)</td>
|
|
<td>[Topology Resolution Unit (TRU)](https://www.ohwr.org/project/wr-switch-hdl/issues/36)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td><b> x </b></td>
|
|
<td><b> x </b></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="odd">
|
|
<td>[Time Aware Traffic Shaper (TATSU)](https://www.ohwr.org/project/wr-switch-hdl/issues/35)</td>
|
|
<td>[Time Aware Traffic Shaper (TATSU)](https://www.ohwr.org/project/wr-switch-hdl/issues/35)</td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
|
<td></td>
|
... | @@ -117,7 +124,7 @@ Fig. 2: Internal layout of Real-Time Subsystem component |
... | @@ -117,7 +124,7 @@ Fig. 2: Internal layout of Real-Time Subsystem component |
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
29 July 2013
|
|
10 October 2013
|
|
|
|
|
|
|
|
|
|
|
|
|
... | | ... | |