... | ... | @@ -26,9 +26,9 @@ Fig. 2: Internal layout of Real-Time Subsystem component |
|
|
|
|
|
## Getting Started with switch gateware (HDL) development
|
|
|
|
|
|
If you want to simulate or synthesize WR switch gateware, have a look at
|
|
|
[this page](/ForDevelopers) which should make it easier for you to get
|
|
|
started.
|
|
|
If you want to simulate or synthesize the WR switch gateware, have a
|
|
|
look at the [Getting started with switch gateware
|
|
|
development](/ForDevelopers) wiki page.
|
|
|
|
|
|
-----
|
|
|
|
... | ... | @@ -132,7 +132,7 @@ started. |
|
|
|
|
|
-----
|
|
|
|
|
|
10 October 2013
|
|
|
30 June 2014
|
|
|
|
|
|
|
|
|
|
... | ... | |