... | ... | @@ -54,7 +54,7 @@ The White Rabbit PTP Core can operate in one of the following modes: |
|
|
<td>Xilinx</td>
|
|
|
<td>Kintex-7</td>
|
|
|
<td>GTX-7</td>
|
|
|
<td>[CLBv2](https://www.ohwr.org/project/wr-cores/tree/master/)</td>
|
|
|
<td><a href="https://www.ohwr.org/project/wr-cores/tree/master/">CLBv2</a>, <a href="https://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html">KC705</a> with [Rabbit_FX FMC](https://redmine.nikhef.nl/et/project/rabbit_fx/wiki)</td>
|
|
|
<td>Nikhef, Seven Solutions</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
... | ... | @@ -304,7 +304,7 @@ instead of two by using an internal PLL of the FPGA. Not available in a Release. |
|
|
|
|
|
-----
|
|
|
|
|
|
31 January 2018
|
|
|
21 September 2018
|
|
|
|
|
|
|
|
|
|
... | ... | |