... | @@ -30,7 +30,9 @@ figure: |
... | @@ -30,7 +30,9 @@ figure: |
|
- Pipelined Wishbone support
|
|
- Pipelined Wishbone support
|
|
|
|
|
|
The primitives are accessible from outside the slave core as
|
|
The primitives are accessible from outside the slave core as
|
|
VHDL/Verilog signals:
|
|
VHDL/Verilog
|
|
|
|
signals:
|
|
|
|
![](/uploads/84b682a744ead2218666ab886efa09ee/slavecore.png)
|
|
|
|
|
|
## Input file syntax
|
|
## Input file syntax
|
|
|
|
|
... | | ... | |