... | @@ -12,7 +12,7 @@ all the dirty work for us: |
... | @@ -12,7 +12,7 @@ all the dirty work for us: |
|
|
|
|
|
\- Generates VHDL/Verilog code
|
|
\- Generates VHDL/Verilog code
|
|
|
|
|
|
\- Generates C header file for the driver development
|
|
\- Generates C header file for the drivers
|
|
|
|
|
|
\- Generates nice HTML documentation
|
|
\- Generates nice HTML documentation
|
|
\- and much more\!
|
|
\- and much more\!
|
... | | ... | |