... | ... | @@ -8,7 +8,7 @@ Wishbone bus on one side, and on the other side it provides ports for |
|
|
accessing memory mapped
|
|
|
registers, FIFOs and RAMs, as shown on the following figure:
|
|
|
|
|
|
files/overview.png
|
|
|
overview.jpg
|
|
|
|
|
|
Generation of VHDL code for slaves consisting of memory mapped
|
|
|
registers, FIFO regis-
|
... | ... | |