... | @@ -126,52 +126,11 @@ Block describing a RAM memory. |
... | @@ -126,52 +126,11 @@ Block describing a RAM memory. |
|
|
|
|
|
Block describing an configurable IRQ line
|
|
Block describing an configurable IRQ line
|
|
|
|
|
|
## 3.6. [Register field block](wbgen2-field)
|
|
# 4\. Using wbgen2
|
|
|
|
|
|
Block describing a field inside a register or FIFO register.
|
|
## 4.1. Command line options
|
|
|
|
|
|
## Peripheral attributes
|
|
## 4.2. Troubleshooting, known problems
|
|
|
|
|
|
*Table 2. Peripheral attributes**
|
|
|
|
| \* Attribute \*| **Status**| \* Description \*|
|
|
|
|
|`hdl_entity`|mandatory|Name of the VHDL entity or Verilog module of the
|
|
|
|
slave core to be generated|
|
|
|
|
|
|
|
|
## Register attributes
|
|
|
|
|
|
|
|
*Table 3. Register attributes**
|
|
|
|
| \* Attribute \*| **Status**| \* Description \*|
|
|
|
|
|`align = num`|optional|Alignment value for the field address. When
|
|
|
|
given, wbgen2 will align the address of this register to the nearest
|
|
|
|
multiple of
|
|
|
|
`num`.
|
|
|
|
![](/uploads/d839884b9044380e0a915051af9e57c9/alignment.png)|
|
|
|
|
|
|
|
|
## Field attributes
|
|
|
|
|
|
|
|
*Table 4. Register field attributes**
|
|
|
|
| \* Attribute \*| **Status**| \* Description \*|
|
|
|
|
|`type = BIT`, `SLV`, `SIGNED`, `UNSIGNED`, `MONOSTALBLE`,
|
|
|
|
`PASS_THROUGH`|mandatory|Type of the field. See section
|
|
|
|
[\#Field-types](#Field-types) for detailed description|
|
|
|
|
|`size = num`|mandatory for: `SLV`, `PASS_THROUGH`
|
|
|
|
optional for: `SIGNED`, `UNSIGNED` | Size of the field in bits. For
|
|
|
|
`SIGNED` and `UNSIGNED` types it's interchangeable with `range`
|
|
|
|
attribute |
|
|
|
|
|`range = {min,max}`|optional for: `SIGNED`, `UNSIGNED`| minimal and
|
|
|
|
maximal possible field value. When provided, wbgen2 will automatically
|
|
|
|
allocate the necessary number of bits.|
|
|
|
|
|`access_bus`
|
|
|
|
`access_dev`|optional|Field access flags. `access_bus` defines how the
|
|
|
|
field can be accessed from the Wishbone bus, `access_dev` defines how
|
|
|
|
the field can be accessed by the HDL entity connected to the slave core.
|
|
|
|
Access flags can have one of these values: `READ_ONLY`, `WRITE_ONLY`,
|
|
|
|
`READ_WRITE`. For the possible access combinations refer to section
|
|
|
|
[registers](registers). The default value is READ\_WRITE (from the bus)
|
|
|
|
and READ\_ONLY (from the device).|
|
|
|
|
|`align = num`|optional|Alignment value for the field bit offset. When
|
|
|
|
given, wbgen2 will align the offset of this field to the nearest
|
|
|
|
multiple of `num`, in the same way it aligns register addresses.|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
... | | ... | |