... | @@ -46,7 +46,7 @@ Altera GX PHYs is currently being implemented. |
... | @@ -46,7 +46,7 @@ Altera GX PHYs is currently being implemented. |
|
|
|
|
|
### Block Diagram:
|
|
### Block Diagram:
|
|
|
|
|
|
/3370
|
|
/3374
|
|
|
|
|
|
The necessary external components are the fiber optic transceiver (SFP
|
|
The necessary external components are the fiber optic transceiver (SFP
|
|
module) and two digitally tunable clock generators (one for the main
|
|
module) and two digitally tunable clock generators (one for the main
|
... | @@ -61,10 +61,11 @@ The remaining components are optional but supported by WRPC: |
... | @@ -61,10 +61,11 @@ The remaining components are optional but supported by WRPC: |
|
The total cost of the external components, including the SFP module is
|
|
The total cost of the external components, including the SFP module is
|
|
around 75 Euros to which a part of the price of the Xilinx ([search
|
|
around 75 Euros to which a part of the price of the Xilinx ([search
|
|
price](http://www.eciaauthorized.com/search?pn=XC6SLX45T-3FGG484C))
|
|
price](http://www.eciaauthorized.com/search?pn=XC6SLX45T-3FGG484C))
|
|
still should be added.
|
|
still should be
|
|
|
|
added.
|
|
|
|
|
|
The table below shows the FPGA utilization summary (PRELIMINARY) of the
|
|
### FPGA Utilization Summary
|
|
WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4):
|
|
The table below shows the FPGA utilization summary of the WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4):
|
|
|
|
|
|
/3366
|
|
/3366
|
|
|
|
|
... | | ... | |