... | ... | @@ -44,18 +44,19 @@ configuration etc.). WRPC has been successfully tested with GTP and GTX |
|
|
transceivers of Xilinx's FPGAs (e.g. Spartan-6 LXT family), support for
|
|
|
Altera GX PHYs is currently being implemented.
|
|
|
|
|
|
The drawing below depicts the necessary external components to upgrade
|
|
|
an existing system:
|
|
|
### Block Diagram:
|
|
|
|
|
|
/1258
|
|
|
/3370
|
|
|
|
|
|
The necessary external components are the fiber optic transceiver (SFP
|
|
|
module) and two digitally tunable clock generators (one for the main
|
|
|
PLL, one for producing the DMTD offset frequency). The remaining blocks
|
|
|
outside the FPGA are optional and their use depends on the particular
|
|
|
application: An optional I2C interface is provided for attaching an
|
|
|
external EEPROM, which can store the device's configuration data (MAC
|
|
|
address and calibration parameters).
|
|
|
PLL, one for producing the DMTD offset frequency).
|
|
|
The remaining components are optional but supported by WRPC:
|
|
|
|
|
|
- EEPROM (I2C), which can store the device's configuration data
|
|
|
- Unique ID / Temperature sensor (one-wire), which can be used to
|
|
|
build the MAC address
|
|
|
- I/O connector with user I/O signals
|
|
|
|
|
|
The total cost of the external components, including the SFP module is
|
|
|
around 75 Euros to which a part of the price of the Xilinx ([search
|
... | ... | @@ -67,6 +68,12 @@ WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4): |
|
|
|
|
|
/3366
|
|
|
|
|
|
### Operating Power
|
|
|
|
|
|
- FPGA: ~ 1 W
|
|
|
- Clock generators: ~ 700 mW
|
|
|
- FO Transceiver: ~ 500 mW
|
|
|
|
|
|
### More information:
|
|
|
|
|
|
- Schematic diagram - PDF
|
... | ... | @@ -81,21 +88,14 @@ WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4): |
|
|
|
|
|
-----
|
|
|
|
|
|
## Building a compact embedded solution
|
|
|
|
|
|
As soon as possible we will present here the hardware for a compact
|
|
|
standalone module usable as a drop-in solution to achieve high-accuracy
|
|
|
timing distribution with sub-ns synchronization based on WR.
|
|
|
## Compact standalone solutions
|
|
|
|
|
|
Scheduled features may include:
|
|
|
### Some projects which are standalone White Rabbit Node implementations:
|
|
|
|
|
|
- Compact size, formfactor TBD
|
|
|
- Based on Xilinx XC6SLX25T (CSG324)
|
|
|
- Single supply operation (e.g. +12 V input, DC/DC converters onboard)
|
|
|
- Inputs / outputs for PPS and external frequency
|
|
|
- FLASH configuration memory
|
|
|
- Master / slave operation selectable by jumper (multiboot)
|
|
|
- MAC address allocation TBD
|
|
|
- [CUTE-WR](https://www.ohwr.org/project/cute-wr/wiki), FPGA Mezzanine
|
|
|
Card
|
|
|
- [CRIO-WR](https://www.ohwr.org/project/crio-wr/wiki), CompactRIO
|
|
|
module
|
|
|
|
|
|
-----
|
|
|
|
... | ... | |