... | ... | @@ -33,6 +33,9 @@ configuration etc.). WRPC has been successfully tested with GTP and GTX |
|
|
transceivers of Xilinx's FPGAs (e.g. Spartan-6 LXT family). Support for
|
|
|
Altera GX PHYs is currently being implemented.
|
|
|
|
|
|
The drawing below depicts the necessary external components to upgrade
|
|
|
an existing system:
|
|
|
|
|
|
/1251
|
|
|
|
|
|
The necessary external components are the fiber optic transceiver (SFP
|
... | ... | @@ -44,7 +47,7 @@ external EEPROM, which can store the device's configuration data (MAC |
|
|
address and calibration parameters).
|
|
|
|
|
|
The table below shows the FPGA utilization summary (PRELIMINARY) of the
|
|
|
WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4).
|
|
|
WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4):
|
|
|
|
|
|
/1253
|
|
|
|
... | ... | @@ -64,10 +67,20 @@ WRPC relevant resources only (Spartan-6, XC6SLX45T-3FGG484, ISE 13.4). |
|
|
|
|
|
## Building a compact embedded solution
|
|
|
|
|
|
As soon as possible we will present here the hardware of a compact
|
|
|
standalone module which is a drop-in solution to achieve high-accuracy
|
|
|
As soon as possible we will present here the hardware for a compact
|
|
|
standalone module usable as a drop-in solution to achieve high-accuracy
|
|
|
timing distribution with sub-ns synchronization based on WR.
|
|
|
|
|
|
Scheduled features may include:
|
|
|
|
|
|
- Compact size, formfactor TBD
|
|
|
- Based on Xilinx XC6SLX25T (CSG324)
|
|
|
- Single supply operation (e.g. +12 V input, DC/DC converters onboard)
|
|
|
- Inputs / outputs for PPS and external frequency
|
|
|
- FLASH configuration memory
|
|
|
- Master / slave operation jumper-selectable
|
|
|
- MAC address allocation TBD
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
... | ... | |