... | @@ -10,24 +10,30 @@ has links to some [compact standalone |
... | @@ -10,24 +10,30 @@ has links to some [compact standalone |
|
solutions](WRReferenceDesign#compact-standalone-solutions).
|
|
solutions](WRReferenceDesign#compact-standalone-solutions).
|
|
|
|
|
|
WRPC implements an IEEE1588 ordinary clock capable of reaching
|
|
WRPC implements an IEEE1588 ordinary clock capable of reaching
|
|
sub-nanosecond accuracies and working both in Master and Slave modes. In
|
|
sub-nanosecond accuracies and working in GrandMaster, Master or Slave
|
|
master mode the WRPC uses externally-provided reference time and
|
|
mode:
|
|
frequency to synchronize other WR compliant devices. When running in the
|
|
|
|
slave mode, WRPC receives the timing information from a White Rabbit
|
|
- GrandMaster: WR Master synchronized to an external 1-PPS and 10 MHz
|
|
Master, synchronizes its internal clock and provides the timing
|
|
clock signal, propagates precise timing to other WR-compliant
|
|
information for other IP cores through a simple VHDL interface.
|
|
devices
|
|
|
|
- Master: WR Master with free-running oscillator, propagates precise
|
|
|
|
timing to other WR-compliant devices
|
|
|
|
- Slave: Synchronizes its internal oscillator to another WR Master
|
|
|
|
device and provides the timing information for other IP cores
|
|
|
|
through a simple VHDL interface
|
|
|
|
|
|
The drawing below depicts the internal modules of WRPC:
|
|
The drawing below depicts the internal modules of WRPC:
|
|
|
|
|
|
/1257
|
|
/1257
|
|
|
|
|
|
Detailed description see:
|
|
Detailed description see:
|
|
[White Rabbit PTP Core wiki
|
|
|
|
|
|
- [White Rabbit PTP Core wiki
|
|
page](https://www.ohwr.org/project/wr-cores/wikis/Wrpc_core)
|
|
page](https://www.ohwr.org/project/wr-cores/wikis/Wrpc_core)
|
|
[G. Daniluk, White Rabbit PTP Core the sub-nanosecond time
|
|
- [G. Daniluk, White Rabbit PTP Core the sub-nanosecond time
|
|
synchronization over Ethernet, MSc Thesis,
|
|
synchronization over Ethernet, MSc Thesis,
|
|
Warsaw 2012](https://www.ohwr.org/project/white-rabbit/wikis/Documents/Greg's-Master-thesis)
|
|
Warsaw 2012](https://www.ohwr.org/project/white-rabbit/wikis/Documents/Greg's-Master-thesis)
|
|
[G. Daniluk, T. Włostowski, White Rabbit: sub-nanoseconds
|
|
- [G. Daniluk, T. Włostowski, White Rabbit: sub-nanoseconds
|
|
synchronization for embedded systems ,
|
|
synchronization for embedded systems ,
|
|
PTTI 2011](http://www.timeservers.eu/file_upl/PDF/Seminaria/Elproma%20CERN%20\(White_Rabbit\).pdf).
|
|
PTTI 2011](http://www.timeservers.eu/file_upl/PDF/Seminaria/Elproma%20CERN%20\(White_Rabbit\).pdf).
|
|
|
|
|
... | @@ -36,7 +42,7 @@ PTTI 2011](http://www.timeservers.eu/file_upl/PDF/Seminaria/Elproma%20CERN%20\(W |
... | @@ -36,7 +42,7 @@ PTTI 2011](http://www.timeservers.eu/file_upl/PDF/Seminaria/Elproma%20CERN%20\(W |
|
## Upgrade an existing system
|
|
## Upgrade an existing system
|
|
|
|
|
|
Only a few additional components are required to upgrade an existing
|
|
Only a few additional components are required to upgrade an existing
|
|
system with the WRPC, presuming the existing project already includes an
|
|
system with WRPC, presuming the existing system already includes an
|
|
appropriate FPGA and the required environmental hardware (power supply,
|
|
appropriate FPGA and the required environmental hardware (power supply,
|
|
configuration etc.). WRPC has been successfully tested with GTP and GTX
|
|
configuration etc.). WRPC has been successfully tested with GTP and GTX
|
|
transceivers of Xilinx's FPGAs (e.g. Spartan-6 LXT family), support for
|
|
transceivers of Xilinx's FPGAs (e.g. Spartan-6 LXT family), support for
|
... | @@ -47,16 +53,14 @@ implemented. |
... | @@ -47,16 +53,14 @@ implemented. |
|
|
|
|
|
![](/uploads/6f52f5b7e61851702a8218a49f221d50/WRPC_required_hardware.jpg)
|
|
![](/uploads/6f52f5b7e61851702a8218a49f221d50/WRPC_required_hardware.jpg)
|
|
|
|
|
|
The necessary external components are the fiber optic transceiver (SFP
|
|
Required components (besides the FPGA) are the fiber optic transceiver
|
|
module) and two digitally tunable clock generators (one for the main
|
|
(SFP module) and two digitally tunable clock generators (one for the
|
|
PLL, one for producing the DMTD offset frequency).
|
|
main PLL, one for producing the DMTD offset frequency).
|
|
The use of the remaining components in the block diagram is optional
|
|
The use of the remaining components in the block diagram is optional:
|
|
(supported by WRPC):
|
|
|
|
|
|
|
|
- EEPROM (I2C interface), which can store the device's configuration
|
|
- EEPROM (I2C interface) to store configuration data
|
|
data
|
|
- Unique ID / Temperature sensor (one-wire interface) to build the MAC
|
|
- Unique ID / Temperature sensor (one-wire interface), which can be
|
|
address
|
|
used to build the MAC address
|
|
|
|
- I/O connector with user I/O signals
|
|
- I/O connector with user I/O signals
|
|
|
|
|
|
The total cost of the external components, including the SFP module is
|
|
The total cost of the external components, including the SFP module is
|
... | | ... | |