| ... | ... | @@ -4,7 +4,7 @@ For the foregoing discussion, please refer to the attached pdf (very |
|
|
|
informal and sketchy). The MCH is in fact made of a sandwich of 4
|
|
|
|
PCBs:
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- The uplink board (aka the timing board) contains the uplink PHYs,
|
|
|
|
the timing FPGA and its associated gear (DMTD, PLLs, clock
|
| ... | ... | @@ -64,6 +64,6 @@ This is done with a watchdog mechanism, hence the name of this CPU. |
|
|
|
|
|
|
|
|
|
|
|
### Files
|
|
|
|
* [MCH.dia](/uploads/6856cb6549b52e216f4089e04d108f4f/MCH.dia)
|
|
|
|
* [MCH.pdf](/uploads/5b5dc056113b60e6c750061272050f9b/MCH.pdf)
|
|
|
|
* [sandwich.jpg](/uploads/f3ecee23a272a459ffacd9add161463b/sandwich.jpg) |
|
|
\ No newline at end of file |
|
|
|
* [MCH.dia](https://ohwr.org/project/white-rabbit/uploads/6856cb6549b52e216f4089e04d108f4f/MCH.dia)
|
|
|
|
* [MCH.pdf](https://ohwr.org/project/white-rabbit/uploads/5b5dc056113b60e6c750061272050f9b/MCH.pdf)
|
|
|
|
* [sandwich.jpg](https://ohwr.org/project/white-rabbit/uploads/f3ecee23a272a459ffacd9add161463b/sandwich.jpg) |
|
|
\ No newline at end of file |
