... | @@ -128,7 +128,7 @@ major clean-up or rewrite. |
... | @@ -128,7 +128,7 @@ major clean-up or rewrite. |
|
|----|----|----|----|----|----|----|
|
|
|----|----|----|----|----|----|----|
|
|
|Automated calibration|high|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|LM32, C, embedded devices|WR switch|This project automates calibration of alpha parameter that is used to calculate fiber asymmetry (in WR Switch).|idle|
|
|
|Automated calibration|high|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|LM32, C, embedded devices|WR switch|This project automates calibration of alpha parameter that is used to calculate fiber asymmetry (in WR Switch).|idle|
|
|
|Proper implementation of seamless time switchover|high|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|LM32, embedded C, VHDL|WR switch|Rewrite of the proof-of-concept implementation of seamless redundancy for timing (in WR Switch),
|
|
|Proper implementation of seamless time switchover|high|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|LM32, embedded C, VHDL|WR switch|Rewrite of the proof-of-concept implementation of seamless redundancy for timing (in WR Switch),
|
|
see [Redundant White Rabbit Network for Reliable Synchronization](https://www.ohwr.org/project/white-rabbit/uploads/3bb36410af6837199a2ead7957f11371/WR_Maciej_WRWS2016_Redundancy.pdf).|Idle|
|
|
see [Redundant White Rabbit Network for Reliable Synchronization](https://ohwr.org/project/white-rabbit/uploads/3bb36410af6837199a2ead7957f11371/WR_Maciej_WRWS2016_Redundancy.pdf).|Idle|
|
|
|Pipelined MAC lookup|low|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|expert VHDL|WR switch|The aim of this project is to optimize through pipelining the lookup of MAC addresses in HASH table (in WR Switch).|idle|
|
|
|Pipelined MAC lookup|low|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|expert VHDL|WR switch|The aim of this project is to optimize through pipelining the lookup of MAC addresses in HASH table (in WR Switch).|idle|
|
|
|Implementation of Seamless Redundancy|low|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|VHDL|WR switch|Implementation of the IEEE [802.1CB](http://www.ieee802.org/1/pages/802.1cb.html) in WR switch|Idle|
|
|
|Implementation of Seamless Redundancy|low|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|VHDL|WR switch|Implementation of the IEEE [802.1CB](http://www.ieee802.org/1/pages/802.1cb.html) in WR switch|Idle|
|
|
|Timing statistics logger|low|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|Embedded C|WR switch|Logging of switch timing information (or maybe other) to persistent memory in the switch with a given interval|Idle|
|
|
|Timing statistics logger|low|CERN/[Maciej](https://phonebook.cern.ch/phonebook/#persondetails/?id=668353)|Embedded C|WR switch|Logging of switch timing information (or maybe other) to persistent memory in the switch with a given interval|Idle|
|
... | | ... | |