... | @@ -90,8 +90,11 @@ |
... | @@ -90,8 +90,11 @@ |
|
one that includes temperature-dependent delays) as well as a way
|
|
one that includes temperature-dependent delays) as well as a way
|
|
to change calibration values on the fly (RX,TX delay and fibre
|
|
to change calibration values on the fly (RX,TX delay and fibre
|
|
asymmetry).
|
|
asymmetry).
|
|
|
|
- Reducing jitter of 62.5MHz output clock of switches by varying PLL
|
|
|
|
parameters
|
|
|
|
- Mattia Rizzi, UNIBS, Italy and CERN (October 2015)
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
14 September 2015
|
|
6 October 2015
|
|
|
|
|