Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
V
VME FMC Carrier - VFC-HD
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • VME FMC Carrier - VFC-HD
  • Wiki
  • Home

Home

Last edited by Tom Levens Nov 15, 2019
Page history

VME FMC Carrier (VFC-HD)

Project description

The VFC-HD is an Intel Arria V based VME64x carrier for one High Pin Count (HPC) FPGA Mezzanine Card (FMC, VITA 57). It is has six SFP+ transceivers compatible with support for rad-hard GBT links, CERN Beam Synchronous Timing (BST), White Rabbit and Ethernet.

The card has been developed by the Beam Instrumentation (BI) group at CERN as a general purpose digital acquisition card. It replaces the VFC, which is no longer under development by BI.

The VFC-HS is an upgraded version to support a FMC+ mezzanine with 10Gbps lanes.

VFC-HD V3

Main features

  • Intel Arria V GX FPGA (5AGXMB1G4F40C4N)
  • HPC FMC slot
    • Fully populated LA, HA & HB banks
    • 10 gigabit lanes connected to FPGA transceivers
    • Programmable Vadj
  • 6 SFP+ running up to 6.5Gbps
    • 4 "application" SFPs for GBT connections
    • 2 "system" SFPs for BST/White Rabbit & Ethernet
  • 40 single ended (or 20 LVDS) connections to VME P2 available for rear transition modules
  • 30 single ended connections to VME64x P0 to support clock & trigger distribution in (custom) BI LHC VME crates
  • Flexible clocking resources
    • Si570 10-280MHz programmable oscillator
    • ADN2814 CDR for BST reception
    • 125MHz & 20MHz VCXOs for White Rabbit support
    • Si5338 clock synthesizer
  • 2 GB DDR3 memory on board (2x MT41K512M16HA-125)
  • Front panel connectivity:
    • 6 SFP+ cages
    • 4 LEMO-00 general purpose I/O
    • 8 user LEDs
  • 12 layer PCB

Project information

  • Official design data EDMS EDA-03133
  • LHC equipment name: HC-BOEVA
  • Schematic diagram: EDA-03133-V3-1_sch.pdf
  • Bill of material: EDA-03133-V3-1_pcb-mat.pdf
  • Manufacturing test suite
  • White Rabbit support

Users

  • CERN Beam Instrumentation Group
    Used as a general purpose digital board for beam instrumentation (~1200 boards installed).

Contact

  • Andrea Boccardi - CERN

Status

Date Event
08-10-2014 Initial schematic review
09-02-2015 Inclusion of project on OHWR
15-02-2015 PCB layout finished by Norcott using CadStar
16-02-2015 Conversion of PCB to Altium & archival in EDMS started by CERN TE-MPE-EM
25-03-2015 Design finalised by TE-MPE-EM
25-03-2015 Prototype production launched (2 boards)
10-06-2015 Prototype received and under test
17-06-2015 All major board functionality, aside from DDR3, tested and working
22-07-2015 DDR3 SODIMM not working, decision made to change to soldered DDR3
10-02-2016 Design of version 2 finalised by TE-MPE-EM
10-02-2016 Prototype production launched (2 boards)
12-04-2016 Prototype received (2 boards)
14-09-2016 Design of version 3 finalised by TE-MPE-EM
23-09-2016 Pre-series production launched (43 boards)
28-11-2016 Pre-series received (43 boards)
20-01-2018 Series production launched (1150 boards) of V3-1 with optimised BOM
xx-08-2019 Final batch of boards received at CERN
Clone repository
  • Home
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.