Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
V
VME FMC Carrier - VFC-HD
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 7
    • Issues 7
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • VME FMC Carrier - VFC-HD
  • Issues

  • Open 7
  • Closed 2
  • All 9
New issue
Recent searches
  • Priority Created date Last updated Milestone Due date Popularity Label priority
  • Clock conditioner I2C SDA/SCL swapped
    #1 · opened Aug 19, 2015 by Tom Levens   bug
    • 0
    updated Feb 12, 2019
  • Assembly issue with the CERN DC/DC modules
    #2 · opened Jul 20, 2015 by Andrea Boccardi   bug
    • 0
    updated Feb 12, 2019
  • push button floating
    #3 · opened Jul 20, 2015 by Andrea Boccardi   bug
    • 0
    updated Feb 12, 2019
  • The FPGA chosen is not compatible with DDR3 in fly-by topology
    #4 · opened Jul 20, 2015 by Andrea Boccardi   bug
    • 0
    updated Feb 12, 2019
  • DC/DC voltage setting resistors to be placed on the bottom
    #5 · opened Jul 20, 2015 by Andrea Boccardi   bug
    • 0
    updated Feb 12, 2019
  • Chip IC31 and IC25 outputs arriving on the wrong FPGA bank
    #6 · opened Jul 20, 2015 by Andrea Boccardi   bug
    • 0
    updated Feb 12, 2019
  • FMC clock 2 bidir in the wronk bank
    #7 · opened Jul 20, 2015 by Andrea Boccardi   bug
    • 0
    updated Feb 12, 2019