... | @@ -26,6 +26,19 @@ depending on the function needed. |
... | @@ -26,6 +26,19 @@ depending on the function needed. |
|
|
|
|
|
https://www.ohwr.org/1446
|
|
https://www.ohwr.org/1446
|
|
|
|
|
|
|
|
The TimEX3 board is based on a Xilinx Spartan-6 FPGA.
|
|
|
|
It communicates with the compact PCI bus through a PLX PCI9030
|
|
|
|
interface. This chip is connected to the FPGA with a simple 60MHz, 32
|
|
|
|
bits microprocessor bus.
|
|
|
|
The board can be configured either in 1 TTL input / 4 TTL outputs, or 1
|
|
|
|
TTL input / 4 LVPECL outputs. This is done during the manufacturing by
|
|
|
|
soldering either the TTL buffers or the LVPECL buffers.
|
|
|
|
|
|
|
|
The board is powered by the cPCI bus. It can also be supplied by an
|
|
|
|
auxiliary connector. In this case, the board will function in
|
|
|
|
standalone. This is useful for signal duplication or top-up gating where
|
|
|
|
a cPCI crate is not required.
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
## Milestones
|
|
## Milestones
|
... | | ... | |