Skip to content
GitLab
Explore
Sign in
Projects
TDC core
Wiki
Home
Home
· Changes
Page history
No commit message
authored
Aug 26, 2011
by
Sebastien Bourdeauducq
No commit message
Hide whitespace changes
Inline
Side-by-side
Home.md
View page @
ecadca7f
...
@@ -100,6 +100,10 @@ core for Xilinx Spartan-6 FPGAs.
...
@@ -100,6 +100,10 @@ core for Xilinx Spartan-6 FPGAs.
<td>
21/08/2011
</td>
<td>
21/08/2011
</td>
<td>
"
Alpha
"
design done. Still needs more test benches and documentation.
</td>
<td>
"
Alpha
"
design done. Still needs more test benches and documentation.
</td>
</tr>
</tr>
<tr
class=
"odd"
>
<td>
26/08/2011
</td>
<td>
Host interface module done.
</td>
</tr>
</tbody>
</tbody>
</table>
</table>
...
...