|
|
# Simple VME FMC Carrier (SVEC)
|
|
|
|
|
|
## Project description
|
|
|
|
|
|
The FMC VME Carrier is an FMC carrier that can hold two FMC cards and an
|
|
|
SFP connector. The FMC mezzanine slots use low-pin count (LPC)
|
|
|
connectors. This board is optimised for cost and will be usable with
|
|
|
most of the FMC cards designed within the OHR project (e.g. ADC cards,
|
|
|
Fine Delay). For boards needing more possibilities (e.g. programmable
|
|
|
clock resources, fast SRAM, fast interconnect between carriers), the
|
|
|
[FMC VME Carrier](https://www.ohwr.org/project/fmc-vme-carrier) can be
|
|
|
used.
|
|
|
|
|
|
Other FMC projects and the FMC standard are described in [FMC
|
|
|
Projects](https://www.ohwr.org/project/fmc-projects).
|
|
|
|
|
|
## Main Features
|
|
|
|
|
|
- VME64x interface (with P0 connector)
|
|
|
- 2 Low-pin count FMC slots
|
|
|
o Vadj fixed to 2.5V
|
|
|
o No dedicated clock signals from Carrier to FMC (as only available
|
|
|
on HPC pins and use LPC)
|
|
|
o FMC connectivity: all 34 differential pairs connected, 1 GTP
|
|
|
transceiver with clock, 2 clock pairs, JTAG
|
|
|
- Main FPGA: Spartan-6 XC6SLX150T-FGG900
|
|
|
- Auxilary (bootup/PLL config) FPGA
|
|
|
o XC6SLX4 - FG256
|
|
|
o Provides VME bootloader, early oscillator/PLL config and FMC
|
|
|
detection
|
|
|
- Clocking
|
|
|
o 1 10-280 MHz I2C Programmable XO Oscillator (Silicon Labs Si570)
|
|
|
o 25 MHz VCTCXO + 20 MHz VCXO (White Rabbit oscillators)
|
|
|
o Main synthesizer/fanout: AD9516-4
|
|
|
- On-board memories
|
|
|
o 2x 256 MB DDR3 (32-bit bus or wider)
|
|
|
o 1x 32 MB SPI flash for main FPGA firmware storage
|
|
|
o 1x 1MB SPI flash (OTP) for bootup FPGA firmware
|
|
|
o 1x I2C configuration EEPROM (24C16)
|
|
|
- Front panel
|
|
|
o 1x SFP port (White Rabbit-compatible)
|
|
|
o 2x (or 4x - depending on the available space) LEMO/SMC
|
|
|
programmable I/Os capable of driving 3.3V @ 50 ohm
|
|
|
o 2x eSATA connectors (1 - straight, 2 - crossover)
|
|
|
o 8 Programmable LEDs
|
|
|
o 1x miniUSB connector
|
|
|
- Internal connectors
|
|
|
o Xilinx-style JTAG
|
|
|
o VME64x, with some P2/P0 lines going to the main FPGA
|
|
|
- FPGA configuration
|
|
|
o from SPI flash or via VME. Default method settable via jumper
|
|
|
- Stand-alone features
|
|
|
o PC-style (Molex) 4-pin 12 V external supply connector
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
- Official production documentation:
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
- [Erik van der Bij](mailto:Erik.van.der.Bij@cern.ch) - CERN
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Status
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Date</strong></td>
|
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>01-07-2011</td>
|
|
|
<td>First ideas for starting this simpler and cheaper version of the [FMC VME Carrier](https://www.ohwr.org/project/fmc-vme-carrier).</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>19-07-2011</td>
|
|
|
<td>Main features specification written.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>10-08-2011</td>
|
|
|
<td>Project on hold as no resources available.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
-----
|
|
|
|
|
|
Erik van der Bij, Matthieu Cattin, Tomasz Wlostowski - 10 August 2011
|
|
|
|