Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
S
Simple PCIe FMC carrier SPEC
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 50
    • Issues 50
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Simple PCIe FMC carrier SPEC
  • Wiki
  • Complete status

Complete status

Last edited by Juan David González Cobas Mar 26, 2019
Page history

Complete status

Status

Date Event
22-06-2010 Start of project. Design will be done by an external company,based on the FMC PCIe Carrier.
Reviewing will be done by CERN.
29-06-2010 Main features reviewed by JS, PA, MC & EB. Design can start.
12-07-2010 First schematics published. Ready for review.
16-07-2010 First review held. Considered as a preliminary review as schematics not finished.
24-07-2010 Second version schematics published.
03-08-2010 Second schematics review held. FMC to Xilinx bank connections not correct.
Clock missing. Supply Xilinx wrong. Cleanup required.
03-09-2010 Schematics corrected. Waiting for a final schematics review from CERN.
07-09-2010 Third schematics review held. review07092010
10-09-2010 Review comments integrated review07092010comments. Start of PCB layout.
21-09-2010 PCB layout being made. Will fit on a 6-layer board.
27-09-2010 PCB layout 'ready'.
01-10-2010 PCB layout modified before review.
04-10-2010 Preliminary PCB layout review requiring modifications to layout. review04102010
05-10-2010 PCB layout review held. review05102010
08-10-2010 Order placed for production of three prototypes.
18-10-2010 Some final mods to the schematics and PCB. Design passses CERN's design office for standard production files.
19-10-2010 Board could not generate interrupts. Found before finalising production files.
20-10-2010 Vias designed next to BGA pads which may cause production problems. Needs rework of layout.
29-10-2010 Received improved layout. Will pass via CERN's design office.
05-11-2010 Design finished. Expect ordered boards by mid December January.
20-12-2010 Production of 3 prototype board finished (see photo above)
19-01-2011 Three prototypes arrived at CERN.
19-01-2011 Started testing V1 TestingV1
04-02-2011 First DDR3 access
04-02-2011 WhiteRabbit port GTP transceiver working. Packet Tx/Rx in progress...
06-02-2011 Packet transmission and reception works!
24-02-2011 All ICs and most slow lines of FMC connector tested. Not yet gigabit lines.
02-03-2011 Review of "V1.1" schematics and PCB.
07-03-2011 Ordered 10 "V1.1" boards for CERN. Company will produce extra for WR development.
11-04-2011 Improved version of "V1.1" layout sent for verification by CERN's design office. Planned ready by 29-04-2011.
18-04-2011 First V1.1 prototypes received, start testing them.
02-05-2011 V1.1 partly tested. Cleaning up schematics for production. Found missing pull-ups.
09-05-2011 Review of updated schematics planned to be held on 11-05-2011. review11052011
16-05-2011 Schematics, layout and production documents for V2 are available in EDMS
20-05-2011 CERN sent out price enquiry for production of 70 boards. Delivery of pre-series in October.
31-05-2011 Sent order for 3 production prototypes. Order (CERN only).
Demo of production test software shown. Needs only minor modifications.
16-06-2011 V2 boards being built.
01-07-2011 Three V2 boards received. One fully tested OK. Two only shortly tested.
14-07-2011 Modifications for V3 (OHL v1.1, 1 crossover SATA), changelog
17-07-2011 Order placed for 70 SPEC cards at Seven Solutions. First batch expected end October.
25-07-2011 V3 released. But never built.
23-08-2011 V4 released. Solves a minor mechanical problem with the SFP connector.
21-11-2011 Pre-production serie of 10 boards was not compliant to IPC-A-610 (Class 2).
16-01-2012 Will receive 8 11 boards by mid February 7 March. (Update 24-02-2012), another 59 by end April.
14-03-2012 CERN accepted the 10 preseries boards that were received on 7 March.
26-04-2012 Will receive another 27 cards from Seven Solution by mid-June. And 33 out of the order of 70 later.
12-06-2012 SPEC boards passed most restrictive EMC tests for industrial and domestic classes. Test report.
13-06-2012 CERN ordered 60 cards at INCAA for delivery end September.
03-07-2012 Seven Solutions delivered 52 cards. 8 to be delivered later.
18-07-2012 Seven Solutions delivered final 8 cards.
10-09-2012 CERN entered the modules in the stock for later use in LHC and other accelerators.
30-04-2013 60 SPEC boards received from INCAA.
13-06-2012 Board available from three commercial producers.
03-12-2013 Labview Driver available for FMC DEL 1ns 4cha and FMC TDC 1ns 5cha.
02-12-2016 PCIe bridge component (Gennum GN4124) obsolete and not available anymore. A new card should be designed.

Erik van der Bij - 14 December 2016

Clone repository
  • Complete status
  • Documents
  • Fan design
  • Home
  • News
  • Spec's clock test
  • Faq
  • Review04102010
  • Documents
    • Ddr production test
    • Emc test report
    • How to read spec's pts log files in case of success
    • Images
    • Project attachments
    • Spec users
    • Version 'eda 02189 v4 0' attachments
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.