... | ... | @@ -31,13 +31,13 @@ transceiver with clock, 2 clock pairs, JTAG |
|
|
\* 1 Xilinx Spartan6 FPGA (XC6SLX45T)
|
|
|
\* Simple clocking resources
|
|
|
o 1 10-280 MHz I2C Programmable XO Oscillator (Silicon Labs Si570)
|
|
|
o 2 25 MHz TCXOs controlled by two DACs with SPI interface (Linear
|
|
|
Technology LTC2641)
|
|
|
o 1 low-jitter frequency synthesizer (TI CDCM61004, parallel bus
|
|
|
controlled)
|
|
|
o 1 25 MHz TCXOs controlled by a DACs with SPI interface (AD5662)
|
|
|
o 1 20 MHz VCXOs controlled by a DACs with SPI interface (AD5662)
|
|
|
o 1 low-jitter frequency synthesizer (TI CDCM61004, fixed configuration,
|
|
|
Fout=125MHz)
|
|
|
\* On board memory
|
|
|
o A 2Gbit DDR3
|
|
|
o 1 SPI 128Mbit flash PROM for multiboot FPGA powerup configuration,
|
|
|
o 1 SPI 32Mbit flash PROM for multiboot FPGA powerup configuration,
|
|
|
storage of the FPGA firmware or of critical data
|
|
|
\* Front panel containing
|
|
|
o 1 Small Formfactor Pluggable (SFP) cage for fibre-optic transceiver
|
... | ... | @@ -46,13 +46,18 @@ o Programmable LED |
|
|
o FMC front panel
|
|
|
\* Internal connectors
|
|
|
o 1 JTAG header for Xilinx programming during debugging
|
|
|
o 1 e-SATA connector
|
|
|
o 2 SATA connector
|
|
|
o 1 mini USB AB (USB-UART bridge)
|
|
|
\* FPGA configuration. The FPGA can optionally be programmed from:
|
|
|
o GN4124 SPRIO interface (loaded by software driver at startup)
|
|
|
o JTAG header
|
|
|
o SPI 128Mbit flash PROM
|
|
|
o selectable by assembly of 0 Ohm resistors. Default option would be
|
|
|
loading via the GN4124 at driver startup.
|
|
|
o SPI 32Mbit flash PROM
|
|
|
o selectable by GN4124 GPIO. Default option would be loading via the SPI
|
|
|
flash PROM (stand-alone applications).
|
|
|
\* Stand-alone features
|
|
|
o External 12V power supply connector
|
|
|
o 4 LEDs
|
|
|
o 2 buttons
|
|
|
\* Optimised for cost
|
|
|
|
|
|
-----
|
... | ... | @@ -188,6 +193,14 @@ Clock missing. Supply Xilinx wrong. Cleanup required.</td> |
|
|
<td>01-03-2011</td>
|
|
|
<td>Planned review of "V1.1" for fast production for WR developers.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>02-03-2011</td>
|
|
|
<td>Review of "V1.1" schematics and PCB.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>07-03-2011</td>
|
|
|
<td>V1.1 sent out for production of 20 boards.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
... | ... | |