Skip to content
GitLab
Explore
Sign in
Projects
Simple PCIe FMC carrier SPEC
Wiki
Home
Home
· Changes
Page history
No commit message
authored
Feb 04, 2011
by
Tomasz Wlostowski
No commit message
Hide whitespace changes
Inline
Side-by-side
Home.md
View page @
3b618505
...
@@ -171,6 +171,10 @@ Clock missing. Supply Xilinx wrong. Cleanup required.</td>
...
@@ -171,6 +171,10 @@ Clock missing. Supply Xilinx wrong. Cleanup required.</td>
<td>
04-02-2011
</td>
<td>
04-02-2011
</td>
<td>
First DDR3 access
</td>
<td>
First DDR3 access
</td>
</tr>
</tr>
<tr
class=
"even"
>
<td>
04-02-2011
</td>
<td>
WhiteRabbit port GTP transceiver working. Packet Tx/Rx in progress...
</td>
</tr>
</tbody>
</tbody>
</table>
</table>
...
...