... | ... | @@ -28,7 +28,7 @@ Projects](https://www.ohwr.org/project/fmc-projects). |
|
|
## Main Features
|
|
|
|
|
|
- 4-lane PCIe (Gennum GN4124)
|
|
|
- 1x Xilinx Spartan6 FPGA (XC6SLX45T)
|
|
|
- 1x Xilinx Spartan6 FPGA (XC6SLX45T-3FGG484C)
|
|
|
- FMC slot with low pin count (LPC) connector
|
|
|
- Vadj fixed to 2.5V
|
|
|
- FMC connectivity: all 34 differential pairs connected, 1 GTP
|
... | ... | @@ -206,7 +206,7 @@ Reviewing will be done by CERN.</td> |
|
|
|
|
|
-----
|
|
|
|
|
|
Erik van der Bij, Matthieu Cattin, Tomasz Wlostowski - 16 December 2013
|
|
|
Erik van der Bij, Matthieu Cattin, Tomasz Wlostowski - 20 January 2014
|
|
|
|
|
|
|
|
|
|
... | ... | |