... | ... | @@ -4,13 +4,12 @@ |
|
|
|
|
|
|**Date**|**Event**|
|
|
|
|----|----|
|
|
|
|22-06-2010|Start of project. Design will be done by an external company, based on the [FMC PCIe Carrier](https://www.ohwr.org/project/fmc-pci-carrier).<br/>Reviewing will be done by CERN.|
|
|
|
|22-06-2010|Start of project. Design will be done by an external company,based on the [FMC PCIe Carrier](https://www.ohwr.org/project/fmc-pci-carrier).<br/>Reviewing will be done by CERN.|
|
|
|
|29-06-2010|Main features reviewed by JS, PA, MC & EB. Design can start.|
|
|
|
|12-07-2010|First schematics published. Ready for review.|
|
|
|
|16-07-2010|First review held. Considered as a preliminary review as schematics not finished.|
|
|
|
|24-07-2010|Second version schematics published.|
|
|
|
|03-08-2010|Second schematics review held. FMC to Xilinx bank connections not correct.
|
|
|
Clock missing. Supply Xilinx wrong. Cleanup required.|
|
|
|
|03-08-2010|Second schematics review held. FMC to Xilinx bank connections not correct. <br/>Clock missing. Supply Xilinx wrong. Cleanup required.|
|
|
|
|03-09-2010|Schematics corrected. Waiting for a final schematics review from CERN.|
|
|
|
|07-09-2010|Third schematics review held. [review07092010](review07092010)|
|
|
|
|10-09-2010|Review comments integrated [review07092010comments](review07092010comments). Start of PCB layout.|
|
... | ... | |