... | ... | @@ -2,8 +2,11 @@ |
|
|
|
|
|
The *sis1160-pci-io* is a front-end PCI board with LEMO connectors to interface with the GPIO interconnect pins of the [SIS1160 FMC carrier](https://www.struck.de/sis1160.html)
|
|
|
|
|
|
**Template information below**
|
|
|
|
|
|
[![sis1160-pci-io-s](uploads/1e3e8d7735a01736798058f8e99ad1a7/sis1160-pci-io-s.jpg)](uploads/c70f179873e1d6a4d215ada756ef32ce/sis1160-pci-io.jpg)
|
|
|
**SIS1160-PCI-IO board**
|
|
|
|
|
|
![](/uploads/5c9dc77883dff05bd8cdc352ee220fc2/photo_v2_small.jpg)
|
|
|
|
|
|
## Functional specifications
|
|
|
|
... | ... | @@ -22,7 +25,6 @@ The *sis1160-pci-io* is a front-end PCI board with LEMO connectors to interface |
|
|
- Inputs and outputs protected against +15V pulses with a pulse width
|
|
|
of up to 10us @ 50Hz.
|
|
|
- 4-layer PCB
|
|
|
- **NOTE:** *This board (up to v2.0) uses EEPROM that is not compatible with VITA 57.1 standard and thus carriers might have difficulties reading configuration from it, see issue #1 and [detailed explanation](https://ohwr.org/project/fmc-projects/wikis/eeprom_24c02).*
|
|
|
|
|
|
|
|
|
## Block diagram
|
... | ... | |