... | @@ -8,22 +8,27 @@ The *sis1160-pci-io* is a front-end PCI board with LEMO connectors to interface |
... | @@ -8,22 +8,27 @@ The *sis1160-pci-io* is a front-end PCI board with LEMO connectors to interface |
|
|
|
|
|
## Functional specifications
|
|
## Functional specifications
|
|
|
|
|
|
- 5 input/output ports with independently programmable direction (Lemo
|
|
- Backend:
|
|
00 connectors).
|
|
* Board is supplied by PCI 6-pin PEG ATX power (J10) on the back end.
|
|
- Output levels: LVTTL, capable of driving +2.5 V over a 50-Ohm load.
|
|
* J11 (Molex 878331031) on the back end connects via flat cable (Amphenol 191-2815-010) to J70 of SIS1160.
|
|
At power-up the outputs are in Hi-Z state.
|
|
- Frontend: 6 digital channels (Lemo connectors)
|
|
- Input levels: any logic standard from Vih = 1 V to Vih = 5 V
|
|
* 3 LVDS output ports from J70, 1 LVDS input/output port (Lemo 00 triaxial connectors), non-isolated.
|
|
(threshold programmable for each input independently).
|
|
* 2 LVTTL input/output ports (Lemo 00 coaxial connectors), non-isolated
|
|
- Output Rise/fall times: max. 2 ns.
|
|
- Programmable termination on SIS1160 via switch SW70:
|
|
- I/O bandwidth: 200 MHz.
|
|
* SW70-1: When ON, enable 100Ω Termination for CLK_P/CLK_N
|
|
- Programmable 50-Ohm input termination in each channel.
|
|
* SW70-2: When ON, enable 100Ω Termination for TRIG_P/TRIG_N
|
|
- LVDS I/O on the carrier side.
|
|
* SW70-3: When ON, enable 100Ω Termination for TIMES_P/TIMES_N
|
|
- One of the inputs is capable of driving a global clock net in the
|
|
* SW70-4: When ON, enable 100Ω Termination for USER1_P/USER1_N
|
|
carrier's FPGA.
|
|
* SW70-5: When ON, enable 4.7kΩ Pullup to 3.3V on USER2_L
|
|
- Inputs and outputs protected against +15V pulses with a pulse width
|
|
* SW70-6: When ON, enable 4.7kΩ Pullup to 3.3V on USER3_L
|
|
of up to 10us @ 50Hz.
|
|
|
|
- 4-layer PCB
|
|
- 4-layer PCB (Layer buildup is ML4-1mm)
|
|
|
|
* GND-LVDS isolation height: 0.232 mm
|
|
|
|
* Trace edge-coupled surface microstrip width: 0.25 mm, gap: 0.20 mm, height: 0.035mm
|
|
|
|
* https://eu.beta-layout.com/pcb/technology/specifications/
|
|
|
|
* https://www.multi-circuit-boards.eu/en/pcb-design-aid/impedance-calculation.html
|
|
|
|
|
|
|
|
- Source files are in KiCAD v5.99
|
|
|
|
|
|
## Block diagram
|
|
## Block diagram
|
|
![](/uploads/2d0b0f455ea9fd3936c518b4d07a6173/block_diagram.jpg)
|
|
![](/uploads/2d0b0f455ea9fd3936c518b4d07a6173/block_diagram.jpg)
|
... | | ... | |