... | ... | @@ -178,45 +178,13 @@ Controls the hardware trigger inside the FPGA. |
|
|
will trigger the record on all the channels. Any other combination
|
|
|
of trigger can be configured.
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td></td>
|
|
|
<td><strong>Chan3</strong></td>
|
|
|
<td><strong>Chan2</strong></td>
|
|
|
<td><strong>Chan1</strong></td>
|
|
|
<td><strong>Chan0</strong></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td><strong>Trig0</strong></td>
|
|
|
<td>1</td>
|
|
|
<td>1</td>
|
|
|
<td>1</td>
|
|
|
<td>1</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Trig1</strong></td>
|
|
|
<td>0</td>
|
|
|
<td>1</td>
|
|
|
<td>1</td>
|
|
|
<td>0</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td><strong>Trig2</strong></td>
|
|
|
<td>0</td>
|
|
|
<td>0</td>
|
|
|
<td>0</td>
|
|
|
<td>0</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Trig3</strong></td>
|
|
|
<td>1</td>
|
|
|
<td>0</td>
|
|
|
<td>0</td>
|
|
|
<td>0</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
||**Chan3**|**Chan2**|**Chan1**|**Chan0**|
|
|
|
|----|----|----|----|----|
|
|
|
|**Trig0**|1|1|1|1|
|
|
|
|**Trig1**|0|1|1|0|
|
|
|
|**Trig2**|0|0|0|0|
|
|
|
|**Trig3**|1|0|0|0|
|
|
|
|
|
|
|
|
|
The table 1 shows an example of configuration. Each corresponds to a
|
|
|
trigger mask. On this example, with its mask set to 0xF, an event on
|
... | ... | @@ -271,3 +239,4 @@ communication. |
|
|
|
|
|
17th of January 2017 - Nicolas Boucquey
|
|
|
|
|
|
|