... | @@ -10,7 +10,7 @@ CoreGen. |
... | @@ -10,7 +10,7 @@ CoreGen. |
|
|
|
|
|
![](/uploads/b71717fde3e37ed76ba2c19334b90c60/QDRII_controller_diagramv0.jpg)
|
|
![](/uploads/b71717fde3e37ed76ba2c19334b90c60/QDRII_controller_diagramv0.jpg)
|
|
|
|
|
|
## QDRII controller developing steps:
|
|
### QDRII controller developing steps:
|
|
|
|
|
|
\# Writing VHDL code and functional test for QDRII memory controller
|
|
\# Writing VHDL code and functional test for QDRII memory controller
|
|
(based on QDRII+ MIG from Xilinx) **Completed**
|
|
(based on QDRII+ MIG from Xilinx) **Completed**
|
... | | ... | |