... | ... | @@ -55,7 +55,8 @@ RaToPUS is designed in two stages: |
|
|
## Contacts
|
|
|
|
|
|
* [Greg Daniluk](mailto:grzegorz.daniluk@cern.ch) - CERN
|
|
|
* [Lalit Patnaik](mailto:lalit.patnaik@cern.ch) - CERN
|
|
|
* [Paul Peronnard](mailto:Paul.Peronnard@cern.ch) - CERN
|
|
|
* Lalit Patnaik - ex CERN
|
|
|
|
|
|
## Status
|
|
|
|
... | ... | @@ -65,4 +66,5 @@ RaToPUS is designed in two stages: |
|
|
| Jan-2019 | First prototype of non-isolated 10W DC-DC stage |
|
|
|
| May-2019 | Prototype v0.3 - 60W isolated 48VDC to 12VDC |
|
|
|
| Jun-2019 | The idea of using FEAST as PWM controller for DC-DC stage is dropped - control loop stability problems for higher (60W) power DC-DC |
|
|
|
| ongoing | Evaluation of Active Clamp Forward architecture for DC-DC stage using COTS PWM controller | |
|
|
\ No newline at end of file |
|
|
| 2020-2021| Evaluation of Active Clamp Forward architecture for DC-DC stage using COTS PWM controller |
|
|
|
| 21-02-2022| Change of responsible from Lalit to Paul. Redesign being done. | |