Commit 54c81b23 authored by Anders Wallin's avatar Anders Wallin

fine-tune for pcb-order

parent b9ff5c88
This source diff could not be displayed because it is too large. You can view the blob instead.
This source diff could not be displayed because it is too large. You can view the blob instead.
update=ti 8. joulukuuta 2020 11.49.30
update=ke 9. joulukuuta 2020 10.13.04
version=1
last_client=kicad
[cvpcb]
......@@ -63,7 +63,7 @@ OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteClearance=-0.01
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
......@@ -198,9 +198,9 @@ Enabled=0
[pcbnew/Layer.F.Adhes]
Enabled=0
[pcbnew/Layer.B.Paste]
Enabled=0
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=0
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
......
This source diff could not be displayed because it is too large. You can view the blob instead.
This source diff could not be displayed because it is too large. You can view the blob instead.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment