... | ... | @@ -25,11 +25,19 @@ then type *vers*: |
|
|
|
|
|
## Source code
|
|
|
|
|
|
- **HW**:for
|
|
|
- **HW**: for
|
|
|
[EDA-03098-V3](https://www.ohwr.org//edms.cern.ch/project/EDA-03098)
|
|
|
and
|
|
|
[EDA-03098-V4](https://www.ohwr.org//edms.cern.ch/project/EDA-03098)
|
|
|
boards
|
|
|
- **GW**:
|
|
|
- **SW**:
|
|
|
- **GW**: FPGA v2.0.0 [source
|
|
|
code](https://www.ohwr.org/project/masterfip-gw/tree/master?utf8=%E2%9C%93&rev=v2.0.0&branch=master&tag=v2.0.0)
|
|
|
and
|
|
|
[binary](https://www.ohwr.org/5689)
|
|
|
- **SW**: [v1.0.0 source
|
|
|
code](https://www.ohwr.org//gitlab.cern.ch/cohtdrivers/masterfip/tree/v1.1.0)
|
|
|
|
|
|
## Comments
|
|
|
|
|
|
Running since Feb 2018 on operational FECs
|
|
|
|