... | ... | @@ -5,7 +5,7 @@ |
|
|
## Overview
|
|
|
|
|
|
Following the evaluation of different [implementation
|
|
|
solutions](https://www.ohwr.org/project/masterfip/uploads/daecb523471c9efac23b59ee624564d7/masterFIP_technical_choice.pdf),
|
|
|
solutions](https://ohwr.org/project/masterfip/uploads/daecb523471c9efac23b59ee624564d7/masterFIP_technical_choice.pdf),
|
|
|
the technical choice for the design was the use of [Mock
|
|
|
Turtle](https://www.ohwr.org/project/mock-turtle/wiki) (also referred to
|
|
|
as White Rabbit Node Core).
|
... | ... | @@ -21,7 +21,7 @@ Queues**.The following figure illustrates the SPEC FPGA gateware |
|
|
architecture,
|
|
|
spec\_masterfip\_mt.
|
|
|
|
|
|
[![](/uploads/a7bf55dc3454bf75a99fe7692752e8bc/masterFIP_gw_arch_900x500.png)](https://www.ohwr.org/project/masterfip-gw/uploads/47ed455884d659478ca4983b9cbb58b7/masterFIP_gw_arch_1800x1100.png)
|
|
|
[![](https://ohwr.org/project/masterfip-gw/uploads/a7bf55dc3454bf75a99fe7692752e8bc/masterFIP_gw_arch_900x500.png)](https://ohwr.org/project/masterfip-gw/uploads/47ed455884d659478ca4983b9cbb58b7/masterFIP_gw_arch_1800x1100.png)
|
|
|
*Overview of the gateware architecture of the fmc-masterfip on a SPEC
|
|
|
carrier**
|
|
|
|
... | ... | @@ -94,7 +94,7 @@ deserialized bytes. |
|
|
Map](https://www.ohwr.org/project/masterfip-gw/commits/master/rtl/wbgen/masterfip_wbgen2_csr.html)
|
|
|
- [HDL release](https://www.ohwr.org/project/masterfip-gw/tree/master)
|
|
|
- [System Verilog Test
|
|
|
Bench](https://www.ohwr.org/project/masterfip-gw/uploads/af460762d314fb0a4174902b00fe0d45/masterFIP_SV_Test_Plan_20180119.xlsx)
|
|
|
Bench](https://ohwr.org/project/masterfip-gw/uploads/af460762d314fb0a4174902b00fe0d45/masterFIP_SV_Test_Plan_20180119.xlsx)
|
|
|
- [Mock Turtle Project](https://www.ohwr.org/project/mock-turtle/wiki)
|
|
|
|
|
|
-----
|
... | ... | @@ -103,13 +103,13 @@ deserialized bytes. |
|
|
|
|
|
|**Date**|**Event**|
|
|
|
|----|----|
|
|
|
|12-2014|HDL technical choice, [pdf](https://www.ohwr.org/project/masterfip/uploads/daecb523471c9efac23b59ee624564d7/masterFIP_technical_choice.pdf)|
|
|
|
|12-2014|HDL technical choice, [pdf](https://ohwr.org/project/masterfip/uploads/daecb523471c9efac23b59ee624564d7/masterFIP_technical_choice.pdf)|
|
|
|
|01-2015|Start working on HDL **specification**|
|
|
|
|07-2015|One board tested that sent and received WorldFIP data. ADC not tested.|
|
|
|
|07-2016|**Long runs** with Cryo lab equipment run smoothly|
|
|
|
|09-2016|Successful **migration** of the RadMon application|
|
|
|
|02-2017|**Stable** gateware version|
|
|
|
|03-2017|Section-wide gateware review: review [intro](https://www.ohwr.org/project/masterfip-gw/uploads/119de9ae8bbb63ed5e9a3d812dc4edb3/masterFIP_code_review_02032017.pdf), review [outcome](https://www.ohwr.org/project/masterfip-gw/tree/eva_dev/)|
|
|
|
|03-2017|Section-wide gateware review: review [intro](https://ohwr.org/project/masterfip-gw/uploads/119de9ae8bbb63ed5e9a3d812dc4edb3/masterFIP_code_review_02032017.pdf), review [outcome](https://www.ohwr.org/project/masterfip-gw/tree/eva_dev/)|
|
|
|
|
|
|
|
|
|
-----
|
... | ... | |