... | ... | @@ -94,7 +94,7 @@ deserialized bytes. |
|
|
Map](https://www.ohwr.org/project/masterfip-gw/commits/master/rtl/wbgen/masterfip_wbgen2_csr.html)
|
|
|
- [HDL release](https://www.ohwr.org/project/masterfip-gw/tree/master)
|
|
|
- [System Verilog Test
|
|
|
Bench](https://www.ohwr.org/project/masterfip-gw/uploads/0e9fbcccc033a8552ed86168ed56e3bf/masterFIP_SV_Test_Plan_20171114.xlsx)
|
|
|
Bench](https://www.ohwr.org/project/masterfip-gw/uploads/af460762d314fb0a4174902b00fe0d45/masterFIP_SV_Test_Plan_20180119.xlsx)
|
|
|
- [Mock Turtle Project](https://www.ohwr.org/project/mock-turtle/wiki)
|
|
|
|
|
|
-----
|
... | ... | |