... | ... | @@ -33,7 +33,7 @@ The communication between the two modules is through wishbone. |
|
|
On one side (red arrows) the fmc\_masterfip\_core is the interface to
|
|
|
the **FMC hardware** i.e. FielDrive chip, external pulse LEMO, 1-wire
|
|
|
DS18B20 chip, LEDs.
|
|
|
On the other side (blue line in the figure below) it provides a set of
|
|
|
On the other side (blue line) it provides a set of
|
|
|
[wbgen2](https://www.ohwr.org/project/wishbone-gen/wiki) -generated
|
|
|
control and status registers, to interface through **wishbone** with the
|
|
|
Mock Turtle.
|
... | ... | |